

Attorney Docket Number: FSP0046
Title: TARGET CONTROL SYSTEM
Application Number: 10/789,767

RECEIVED
CENTRAL FAX CENTER

MAR 08 2007

-2-

Claims

This listing of claims replaces all prior versions and listings of claims in the present application.

1. (Currently Amended) An apparatus comprising:

variable delay generator logic configured to generate a signal to cause the presentation of a target an unpredictable time interval after receiving a start signal;
presentation duration control logic configured to cause the target presentation of the target to continue for one of an unpredictable presentation time interval determined by the variable delay generator logic, and a selectable predetermined time interval; and
presentation count control logic configured to cause target presentation to repeat for one of an unpredictable presentation count determined by the variable delay generator logic, and a selectable predetermined presentation count.

2. (Currently Amended) The apparatus of claim 1, further comprising:

the variable delay generator logic comprising a first counter configured to count at a first rate, and a second counter configured to count at a second rate starting from an initial count value provided by the first counter, wherein the second counter generates ~~the~~ a signal to cause the presentation of the target an unpredictable time interval after receiving the start signal.

3. (Original) The apparatus of claim 2, the presentation duration control logic comprising a third counter and configured to provide to the third counter an initial count value determined from one of the variable delay generator logic and an analog switch.

4. (Original) The apparatus of claim 3, further comprising:

the presentation duration control logic configured to provide to the third counter an initial count value provided by the first counter.

Attorney Docket Number: FSP0046
Title: TARGET CONTROL SYSTEM
Application Number: 10/789,767

-3-

5. (Original) The apparatus of claim 2, the presentation count control logic comprising a third counter and configured to provide to the third counter a target presentation count determined from one of the first counter of the variable delay generator logic and an analog switch.

6. (Currently Amended) The apparatus of claim 1, further comprising:
the variable delay generator logic configured to generate the a signal to cause the presentation of the target after an interval of time comprising a predetermined delay interval and an unpredictable delay interval.

7. (Original) The apparatus of claim 1, further comprising:
start/repeat logic to repeatedly generate the start signal a number of times determined by the presentation count control logic.

8. (Original) A target controller comprising:
a first counter configured to count at a first rate;
a second counter configured to count at a second rate;
the first and second counter cooperating to determine a delay between receipt of a start signal and target presentation;
a third counter to determine a target presentation duration; and
a fourth counter to determine a target presentation count.

9. (Original) The target controller of claim 8, configured to provide the third counter with an initial count value selected from one of the count value of the first counter and a set of selectable fixed values.

10. (Currently Amended) The target controller of claim 8, configured to provide the fourth counter with an initial count value selected from one of the a count value of the first counter and a set of selectable fixed values.

Attorney Docket Number: FSP0046
Title: TARGET CONTROL SYSTEM
Application Number: 10/789,767

-4-

11. (Original) A target controller comprising:

a first counter configured to count at a first rate;

a second counter configured to count at a second rate;

the first and second counter cooperating to determine a delay between receipt of a start signal and target presentation;

a presentation duration control having a setting determined by one of the first and second counters;
and

a presentation count control having a setting determined by one of the first and second counters.